Improving the Power-Delay Performance in Subthreshold Source-Coupled Logic Circuits
نویسندگان
چکیده
Subthreshold source-coupled logic (STSCL) circuits can be used in design of low-voltage and ultra-low power digital systems. This article introduces and analyzes new techniques for implementing complex digital systems using STSCL gates with an improved power-delay product (PDP) based on source-follower output stages. A test chip has been manufactured in a conventional digital 0.18μm CMOS technology to evaluate the performance of the proposed STSCL circuit, and speed and PDP improvements by a factor of up to 2.4 were demonstrated.
منابع مشابه
Ultra-low power 32-bit pipelined adder using subthreshold source-coupled logic with 5 fJ/stage PDP
This article presents a new approach for improving the power-delay performance of subthreshold source-couple logic (STSCL) circuits. Using a simple two-phase pipelining technique, it is possible to increase the activity rate of STSCL gates with negligible additional cost, and hence reduce the total system energy consumption per operation. In the proposed pipelined topology, each STSCL gate is f...
متن کاملA Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کاملPico-Watt Source-Coupled Logic Circuits
This article explores the main tradeoffs in design of subthreshold source-couple logic (STSCL) circuits. It is shown analytically that the bias current of each STSCL gate can be reduced to few pico-amperes with a reliable logic operation. Measurements on different digital building blocks are provided to validate the main concepts presented in this paper. Implemented in conventional 0.18μm CMOS ...
متن کاملDesign and Analysis of Two Low Power Source Coupled Logic Structures
This paper presents a novel approach to design robust source coupled logic for implementing ultra low power circuits. In this paper, we proposed two different source coupled logic structures and analyzed the performance of these structures with STSCL. The first design we used DTPMOS as load device and analyses the performance of DTSCL Logic with previous source coupled logic for ultra low power...
متن کاملInterconnect optimization to enhance the performance of subthreshold circuits
Subthreshold circuits are shown to be the best candidate for satisfying the ultra-low power demand of battery-operated systems having moderate throughput. However, exponential increase in driver resistance in subthreshold region and increased global interconnect capacitance will become a major hurdle in improving the speed of subthreshold interconnects. Improving the speed of such low power cir...
متن کامل